28 research outputs found
Non-volatile spin wave majority gate at the nanoscale
A spin wave majority fork-like structure with feature size of 40\,nm, is
presented and investigated, through micromagnetic simulations. The structure
consists of three merging out-of-plane magnetization spin wave buses and four
magneto-electric cells serving as three inputs and an output. The information
of the logic signals is encoded in the phase of the transmitted spin waves and
subsequently stored as direction of magnetization of the magneto-electric cells
upon detection. The minimum dimensions of the structure that produce an
operational majority gate are identified. For all input combinations, the
detection scheme employed manages to capture the majority phase result of the
spin wave interference and ignore all reflection effects induced by the
geometry of the structure
Proposal for nanoscale cascaded plasmonic majority gates for non-Boolean computation
Surface-plasmon-polariton waves propagating at the interface between a metal
and a dielectric, hold the key to future high-bandwidth, dense on-chip
integrated logic circuits overcoming the diffraction limitation of photonics.
While recent advances in plasmonic logic have witnessed the demonstration of
basic and universal logic gates, these CMOS oriented digital logic gates cannot
fully utilize the expressive power of this novel technology. Here, we aim at
unraveling the true potential of plasmonics by exploiting an enhanced native
functionality - the majority voter. Contrary to the state-of-the-art plasmonic
logic devices, we use the phase of the wave instead of the intensity as the
state or computational variable. We propose and demonstrate, via numerical
simulations, a comprehensive scheme for building a nanoscale cascadable
plasmonic majority logic gate along with a novel referencing scheme that can
directly translate the information encoded in the amplitude and phase of the
wave into electric field intensity at the output. Our MIM-based 3-input
majority gate displays a highly improved overall area of only 0.636 {\mu}m
for a single-stage compared with previous works on plasmonic logic. The
proposed device demonstrates non-Boolean computational capability and can find
direct utility in highly parallel real-time signal processing applications like
pattern recognition.Comment: Supplementary information include
Proposal for nanoscale cascaded plasmonic majority gates for non-Boolean computation
Surface-plasmon-polariton waves propagating at the interface between a metal
and a dielectric, hold the key to future high-bandwidth, dense on-chip
integrated logic circuits overcoming the diffraction limitation of photonics.
While recent advances in plasmonic logic have witnessed the demonstration of
basic and universal logic gates, these CMOS oriented digital logic gates cannot
fully utilize the expressive power of this novel technology. Here, we aim at
unraveling the true potential of plasmonics by exploiting an enhanced native
functionality - the majority voter. Contrary to the state-of-the-art plasmonic
logic devices, we use the phase of the wave instead of the intensity as the
state or computational variable. We propose and demonstrate, via numerical
simulations, a comprehensive scheme for building a nanoscale cascadable
plasmonic majority logic gate along with a novel referencing scheme that can
directly translate the information encoded in the amplitude and phase of the
wave into electric field intensity at the output. Our MIM-based 3-input
majority gate displays a highly improved overall area of only 0.636 {\mu}m
for a single-stage compared with previous works on plasmonic logic. The
proposed device demonstrates non-Boolean computational capability and can find
direct utility in highly parallel real-time signal processing applications like
pattern recognition.Comment: Supplementary information include
Fast characterization of input-output behavior of non-charge-based logic devices by machine learning
Non-charge-based logic devices are promising candidates for the replacement of conventional complementary metal-oxide semiconductors (CMOS) devices. These devices utilize magnetic properties to store or process information making them power efficient. Traditionally, to fully characterize the input-output behavior of these devices a large number of micromagnetic simulations are required, which makes the process computationally expensive. Machine learning techniques have been shown to dramatically decrease the computational requirements of many complex problems. We use state-of-the-art data-efficient machine learning techniques to expedite the characterization of their behavior. Several intelligent sampling strategies are combined with machine learning (binary and multi-class) classification models. These techniques are applied to a magnetic logic device that utilizes direct exchange interaction between two distinct regions containing a bistable canted magnetization configuration. Three classifiers were developed with various adaptive sampling techniques in order to capture the input-output behavior of this device. By adopting an adaptive sampling strategy, it is shown that prediction accuracy can approach that of full grid sampling while using only a small training set of micromagnetic simulations. Comparing model predictions to a grid-based approach on two separate cases, the best performing machine learning model accurately predicts 99.92% of the dense test grid while utilizing only 2.36% of the training data respectively
Majority Logic Synthesis for Spin Wave Technology
Spin Wave Devices (SWDs) are promising beyond-CMOS candidates. Unlike traditional charge-based technologies, SWDs use spin as information carrier that propagates in waves. In this scenario, the logic primitive for computation is the majority gate. The majority gate has a greater expressive power than standard NAND/NOR gates, allowing SWD circuits to be more compact than CMOS, already at the logic level. Also, because there is not charge carrier transport, SWDs are estimated to have ultra-low power consumption. However, in order to exploit this opportunity, a native majority synthesis methodology is needed to fit the SWD technology needs. In this paper, we employ Majority-Inverter Graphs (MIGs) to naturally represent and synthesize SWD circuits. Thanks to the correspondence between the functionality of SWD primitive gates and MIG elements, MIG optimization intrinsically aims at minimum cost SWD implementations. Experimental results over MCNC benchmarks validate the efficiency of MIGs in SWD synthesis. As compared to traditional AND-Inverter Graph (AIG) synthesis, MIGs generate, on average, SWD circuits with 1.30Ă— smaller area-delay-power product (ADP), improving their delay performance by 18%
Confined magnetoelastic waves in thin waveguides
The characteristics of confined magnetoelastic waves in nanoscale
ferromagnetic magnetostrictive waveguides have been investigated by a
combination of analytical and numerical calculations. The presence of both
magnetostriction and inverse magnetostriction leads to the coupling between
confined spin waves and elastic Lamb waves. Numerical simulations of the
coupled system have been used to extract the dispersion relations of the
magnetoelastic waves as well as their mode profiles.Comment: 30 pages, 9 figure
Confined magnetoelastic waves in thin waveguides
The characteristics of confined magnetoelastic waves in nanoscale ferromagnetic magnetostrictive waveguides have been investigated by a combination of analytical and numerical calculations. The presence of both magnetostriction and inverse magnetostriction leads to the coupling between confined spin waves and elastic Lamb waves. Numerical simulations of the coupled system have been used to extract the dispersion relations of the magnetoelastic waves as well as their mode profiles
Exact Synthesis for Logic Synthesis Applications with Complex Constraints
Exact synthesis is the problem of finding logic networks that represent given Boolean functions and respect given constraints. With exact synthesis it is possible to find optimum networks, e.g., in size or depth; consequently, it primarily finds application in logic optimization. However, exact synthesis is also very helpful in logic synthesis applications necessitating complex constraints that are present in the hardware primitives or the logic representations for which the synthesis has to be performed. Conventional heuristic logic synthesis algorithms are not considering such constraints. They still can be employed to optimize networks, but they cannot guarantee that optimized networks meets all requirements. Being faced with a logic synthesis application that seeks for low-depth majority-based networks with limited fan-out for small functions, we demonstrate how state-of-the-art exact synthesis algorithms can be adapted and used to find logic networks that match these constraints. To emphasize the need for exact synthesis, we also demonstrate how conventional logic synthesis either fails to find constraint-satisfying logic networks or yields networks of inferior quality
Inversion optimization in majority-inverter graphs
Many emerging nanotechnologies realize majority gates as primitive building blocks and they benefit from a majority-based synthesis. Recently, Majority-Inverter Graphs (MIGs) have been introduced to abstract these new technologies. We present optimization techniques for MIGs that aim at rewriting the complemented edges of the graph without changing its shape. We demonstrate the performance of our optimization techniques by considering three cases of emerging technology design: semi-custom digital design using Spin Wave Devices (SWDs) and Quantum-Dot Cellular Automata (QCA); and logic in-memory operation within Resistive Random Access Memories (RRAMs). Our experimental results show that SWD and QCA technologies benefit from complemented edges minimization. Area, delay, and power of SWD-based circuits are improved by 13.8%, 21.1%, and 9.2% respectively, while the number of QCA cells in QCA-based circuits can be decreased by 4.9% on average. Reductions of 14.4% and 12.4% in the number of devices and sequential steps respectively can be achieved for RRAMs when the number of nodes with exactly one complemented input is increased during MIG optimization